Exception Vector Table

While the concept is common across processor architectures ivts may be implemented in architecture specific fashions. Configuration of exception vector address locations value of v bit exception vector base location 0 0x00000000 1 0xffff0000 table 2. Each entry of the interrupt vector table called an interrupt vector is the address of an interrupt handler.
exception vector table arm exception vector table

Documentation arm developer.

Exception vector table. For example a dispatch table is one method of implementing an interrupt vector table. Exception vectors table 26 shows the cp15 c1 control register v bit settings for configuring the location of the exception vector addresses. Exception vector table vectormeans to direct an interrupt to a certain entry in the table 4 exception types x 4 execution modes 16 entrieseach entry contains 0x80 bytes of the actual codeunlike a. An interrupt vector table is a data structure that associates a list of interrupt handlers with a list of interrupt requests in a table of interrupt vectors.

Points to the vector table. For example when a software interrupt is raised execution is transfered to the software interrupt entry in the table which in turn will jump to the syscall handler. The exception vector table the vector table is a table that actually contains control transfer instructions that jump to the respective exception handlers. The vector table is an array of word data inside the system memory each representing the starting address of one exception type figure 426.

The vector table is relocatable and the relocation is controlled by a programmable register in the nvic called the vector table offset register vtor.